




### OVER VOLTAGE TOLERANCE

An additional protection feature of the LVT, LCX, and VCX series is Over-Voltage Tolerance (OVT). OVT gives added protection to these devices during power-up and power-down cycles, as well as during normal operation. The protection consists of an electrostatic discharge (ESD) circuit on the input that does not use the conventional design of a diode between the input and  $V_{CC}$ . The *CROSSVOLT* design uses an NMOS device with the gate tied to ground.

This provides the high current and voltage protection needed in the case of an ESD event, but eliminates a current path to the  $V_{CC}$  rail during over-voltage events. Therefore, the design provides the ESD protection needed, while including over-voltage tolerance.

On the outputs of the LCX and VCX series devices, the PMOS device P5 has its bulk potential supplied by the output of comparator X1 rather than  $V_{CC}$  (see Figure 2).




**FIGURE 2. Simplified LCX and VCX Schematic Diagram**

The comparator is designed so that the output is always the greater of  $V_{CC}$  or  $V_{OUT}$ . This avoids the P+/N- bulk-source forward junction that appears between the PMOS drain at the output, and the bulk connection of the PMOS that is tied to  $V_{CC}$  in more conventional CMOS designs.

The design of this junction eliminates a direct current path from the output pin to  $V_{CC}$  during over-voltage events.

On the outputs of the LVT series devices, the PMOS device P5 has its bulk potential supplied by the output of comparator X1 rather than  $V_{CC}$  (see Figure 3)



**FIGURE 3. Simplified LVT Schematic Diagram**

The output circuit design is based upon the LCX circuit and is similar to the over-voltage tolerance design. In addition to the comparator that controls the voltage potential on the base of output PMOS P5, the output includes a reverse-biased Shottky device D3 that prevents output over-voltages in excess of BV<sub>CEO</sub> from corrupting the low voltage supply.

The same circuit design that provides OVT during powered operation also provides protection to the device during its powered down state, also known as powered down high impedance. This protection is specified as I<sub>OFF</sub>, also known as Powered Off Leakage Current. The circuitry prevents the device from being powered up through the input or output pins. This protects the device, and potentially, the system from damage or false signaling (See Figure 1).

#### DESIGN CONSIDERATIONS

When using devices with power up and down high impedance, there are some operational and system design issues that must be considered.

One design consideration is the effect of the power-up and power-down high impedance circuitry on the actual operating voltage of the device. In order to ensure that the device meets the power-up and power-down guaranteed speci-

cation across the full temperature range, the actual point of enable and disable during power up and down may be significantly higher than the guaranteed minimum voltage level. In all cases, this level will be less than the guaranteed operating voltage range of the device.

It also must be understood that power-up and power-down high impedance is just one element of what a system needs in order to be completely live insertion protected. While high impedance power-up and power-down helps to maintain a high impedance connection during power cycles, as well as minimize signal glitching and bus contention, it is not a foolproof stand-alone solution to a fault-tolerant, live-insertion system. There are other factors that need to be taken into consideration when designing a system with full live insertion protection.

Module edge connections should be designed to insure the ground pin connects first, with V<sub>CC</sub> and control pins second, and clock and data pins following. System power management must be designed to insure that V<sub>CC</sub> droop and current starvation does not occur when modules are plugged into the active system. These are just two of the design concerns for a fault tolerant, fully live insertion capable system.

**Summary**

Devices designed with power-up and power-down high impedance provide system and device protection, during power up and power down cycles. By isolation of the outputs, signal glitches and bus contention are prevented. This makes these devices ideal for modules that will be used for live insertion.

The design can also protect system devices that have differing power-up and power-down ramp rates by helping to keep outputs from driving signals until all the devices have reached operating voltage levels. To ensure that devices stay in 3-STATE until the full system operational voltage

level is reached, a pull up resistor should be connected between  $V_{CC}$  and the OE pin.

In addition to the high impedance power up and down feature, the LVT, LCX and VCX series also have Over Voltage Tolerance on the inputs and outputs. OVT protects the device, as well as preventing potential damage to the system. This capability also makes them suitable for voltage translation.

These devices can be of significant help in system protection and proper operation. However, it is important to keep in mind that power-up and power-down high impedance is not all that is needed for a complete, fault-tolerant live insertion system.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)